HPC and computer codes:
a constantly evolving ecosystem
Chaired by Cyril BAUDRY, Architecte SI scientifique, EDF R&D et Jean-Albert Vilmer, Regional Director EMEA South, MSC Software Hexagon
HPC and calculation codes co-evolve in a retroactive loop, where each progress of one implies evolutions in the other... and vice versa (parallelism, new development techniques, etc.).
Making the most of this ecosystem is essential in order to be able to fully use the power of HPC and execute high-performance codes that meet the digital quality criteria that companies expect to make decisions that are often strategic. Developments in hardware (FPGA, GPGPU, vector maps, etc.) and the path to exaflop are reflected in an overhaul of programming interfaces (oneAPI, etc.), calculation codes and study methodologies (Reduction of Model, nested calculations, etc.).
In this workshop, we address the evolution aspects of computing interfaces and study methodologies related to the evolution of HPC.
Register now and get your badge by clicking here TERATEC Forum is strictly reserved for professionals. Participation to exhibition, conferences and workshops is free. It is mandatory to register online in advance. The badge is free of charge and give you access to all events TERATEC Forum.