

Superconducting quantum processors




What are the challenges ahead?

Benjamin Huard
Ecole Normale Supérieure de Lyon, France

Scientific advisor to




Alice & Bob



[KIDE fridges by Bluefors]


Superconducting computers

computer



FLUX-1R1: 65759 Josephson junctions
[NGST/SUNY-Stony Brook/JPL (2002)]


Rapid single flux quantum (RSFQ) circuit



main challenges are reliable memory and scaling up


Superconducting computers

computer



FLUX-1R1: 65759 Josephson junctions
[NGST/SUNY-Stony Brook/JPL (2002)]

quantum annealer




D-Wave Advantage: 5000 qubits
(2021)



«quantum computer»


Superconducting computers

classical computer




FLUX-1R1: 65759 Josephson junctions
[NGST/SUNY-Stony Brook/JPL (2002)]

quantum annealer



D-Wave Advantage: 5000 qubits
(2021)


gate based
quantum processor






IBM Condor: 1121 qubits
(2023)

Superconducting circuits



set by nature



chosen by design



Evolution of coherence times without error correction





extended version of [Kjaergaard et al., Annual Reviews of Condensed Matter Physics 2020]

Main advantages of superconducting circuits

Fast gates, fast readout, fast reset (order of magnitude: 1-100 ns)


single qubit gates

2×10^{-5} errors per gate in <10 ns
[Rower et al. (MIT), arXiv:2406.08295]



two qubit gates

1×10^{-3} errors per gate in 30 ns
[Sung et al. (MIT), PRX 2021]



readout

2×10^{-3} errors per readout in 60 ns
[Spring et al. (RIKEN), arXiv:2409.04967]

Main advantages of superconducting circuits

Fast gates, fast readout, fast reset (order of magnitude: 1-100 ns)

Fabrication process not too far from CMOS

Article

Advanced CMOS manufacturing of superconducting qubits on 300 mm wafers

<https://doi.org/10.1038/s41586-024-07941-9>

Received: 5 March 2024

Accepted: 12 August 2024

J. Van Damme^{1,2}, S. Massar¹, R. Acharya¹, Ts. Ivanov¹, D. Perez Lozano¹, Y. Canvel¹, M. Demarets^{1,2}, D. Vangoidsenhoven¹, Y. Hermans¹, J. G. Lai¹, A. M. Vadiraj¹, M. Mongillo¹, D. Wan¹, J. De Boeck^{1,2}, A. Potočník^{1,2} & K. De Greve^{1,2}





Fig. 1 | Fabrication of overlap JJ qubit. **a**, Photograph of the 300 mm wafer. **b**, Photograph of one die with subdie designs D1 and D2 highlighted. **c**, SEM image of an overlap JJ. **d**, Transmission electron microscopy image of a cross section of the junction (dashed line in **c**). **e**, Schematic representation of the key fabrication steps for an overlap JJ. Scale bars, 10 mm (**b**), 1 μ m (**c**), 50 nm (**d**).

Main advantages of superconducting circuits

Fast gates, fast readout, fast reset (order of magnitude: 1-100 ns)

Fabrication process not too far from CMOS

Dissipation and Hamiltonian can be engineered at will



Main advantages of superconducting circuits


Fast gates, fast readout, fast reset (order of magnitude: 1-100 ns)

Fabrication process not too far from CMOS

Dissipation and Hamiltonian can be engineered at will

The qubits stay in place: no need to fight against atoms/ions escaping traps


Main advantages of superconducting circuits




Logical qubit already demonstrated (beyond break-even and below threshold)

Main advantages of superconducting circuits

F



[Marquet et al. (Lyon and A&B), PRX 2024]



traps
hold)

Built-in error correction for some qubits (cat qubits, GKP, fluxonium...)

Main advantages of superconducting circuits

Fast gates, fast readout, fast reset (order of magnitude: 1-100 ns)

Fabrication process not too far from CMOS

Dissipation and Hamiltonian can be engineered at will


The qubits stay in place: no need to fight against atoms/ions escaping traps

Logical qubit already demonstrated (beyond break-even and below threshold)

Built-in error correction for some qubits (cat qubits, GKP, fluxonium...)

Main challenges in front of us

Reaching error rates below 10^{-6}




[Google Quantum AI, arXiv:2408.13687]

Main challenges in front of us

Reaching error rates below 10^{-6}


Cross-talk between control lines




[Alice&Bob]

no cross-talk but low density

on chip cross-talk




bridges, flip-chip, through silicon vias...?



[Delft Circuits]

bad cross-talk but high density




[D. Yost et al. (MIT), npj QI 2020]

Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity



1% transfer error

[Jingjing Niu et al. (Shenzhen), Nature Electronics 2023]


Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity

Mitigating cosmic rays and parasitic Two Level Systems (TLS)




30x less bursts of quasiparticles below 1400m of rock

[Cardani et al. (KIT), Nat. Comm. 2021]

Is superconducting gap engineering enough?

[Google Quantum AI, arXiv:2402.15644]



[Lisenfeld et al. (KIT), npj QI 2019]

Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity

Mitigating cosmic rays and parasitic Two Level Systems (TLS)

Addressing power requirements (amount and heat removal)



Main challenges in front of us

Reaching error rates below 10^{-6}


Cross-talk between control lines

Chip to chip connectivity


Mitigating cosmic rays and parasitic Two Level Systems (TLS)

Addressing power requirements (amount and heat removal)

Microwave driving millions of lines at 10 mK



[Delft Circuits]



[O. Mukhanov et al. (SeeQC), IEEE IEDM 2019]

Main challenges in front of us

Reaching error rates below 10^{-6}



[KIDE fridges by Bluefors]



[IBM]

Cooling down $>10^5$ logical qubits: need for new refrigerators?

Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity

Mitigating cosmic rays and parasitic Two Level Systems (TLS)

Addressing power requirements (amount and heat removal)

Microwave driving millions of lines at 10 mK

Cooling down $>10^5$ logical qubits: need for new refrigerators?

Benefitting from LDPC codes while it is hard to implement long-distance connectivity

n qubits encode k logical qubits with distance d (number of tolerable errors)

Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity

Mitigating cosmic rays and parasitic Two Level Systems (TLS)

Addressing power requirements (amount and heat removal)

Microwave driving millions of lines at 10 mK

Cooling down $>10^5$ logical qubits: need for new refrigerators?

Benefitting from LDPC codes while it is hard to implement long-distance connectivity

Making the best out of the hardware in algorithm design

Main challenges in front of us

Reaching error rates below 10^{-6}

Cross-talk between control lines

Chip to chip connectivity

Mitigating cosmic rays and parasitic Two Level Systems (TLS)

Addressing power requirements (amount and heat removal)

Microwave driving millions of lines at 10 mK

Cooling down $>10^5$ logical qubits: need for new refrigerators?

Benefitting from LDPC codes while it is hard to implement long-distance connectivity

Making the best out of the hardware in algorithm design

Environmental impact



Sylvain
Hermelin

Audrey
Bienfait

Benjamin
Huard