



ALICE & BOB

State of the art in hardware: Superconducting **cat qubits**

Jeremy Stevens

TQCI Seminar 13/11/2025



Challenges for superconducting qubits



Quantum Architecture

Quantum Hardware

Enabling technologies

Reaching error rates below 10^{-6}

Cross-talk between control lines

Efficient LDPC encoding

Chip to chip connectivity

Addressing power requirements

Tailoring algorithm to hardware

Mitigating cosmic rays and TLS

Millions of microwave lines

Cooling down $> 10^5$ qubits

Environmental impact

HOW DO WE PLAN TO ADRESS THESE CHALLENGES AT A&B ?

1. Use quantum architecture / hardware that **minimizes qubit count**
2. Make sure this architecture is **compatible with global effort** on enabling technologies



01 Cat qubit architecture



A hardware efficient strategy



100 logical qubits at 10^{-8}

LDPC-cat codes for low-overhead quantum computing in 2D

Diego Ruiz,^{1,2,*} Jérémie Guillaud,¹ Anthony Leverrier,³ Mazyar Mirrahimi,² and Christophe Vuillot⁴

¹Alice & Bob, 49 Bd du Général Martial Valin, 75015 Paris, France

²Laboratoire de Physique de l'École Normale Supérieure, École Normale Supérieure, Centre Automatique et Systèmes, Mines Paris, Université PSL, Sorbonne Université, CNRS, Inria, 75005 Paris

³Inria Paris, France


⁴Université de Lorraine, CNRS, Inria, LORIA, F-54000 Nancy, France

(Dated: February 7, 2024)

A 758 cat qubits memory (~1700 qubit for operations)


Assuming $F_{CX} = 98.4\%$ ($\kappa_1/\kappa_2 = 10^{-4}$)

Local connectivity 5 (4 QEC + 1 logical ops)



KEY ASSUMPTIONS

Low bit-flips
(incl. during operations)






Using classical error correcting codes for remaining errors

What if there are “no” bit-flips ? i.e.

$$\text{physical } X \text{ error} \times \# \text{ physical qubits per logical} \leq \text{logical } Z \text{ error}$$

Only one error has to be corrected by the code



1. Fowler et al. PRA 86 (2012)
2. J. Guillaud and M. Mirrahimi Physical Review X 9, 10.1103 (2019)



A high threshold 1D repetition code


ENCODING



- data qubit
- ancilla qubit

Logical states: $|+\rangle_L = |++\dots+\rangle$, $|-\rangle_L = |--\dots-\rangle$
 Logical operators: $Z_L = \bigotimes_i Z_i$ and $X_L = X_i$

STABILIZERS $X_i X_{i+1}$




$$N_{Z_d} = \text{Idle} + CX$$

$$N_{Z_a} = P_{|+\rangle} + CX + M_X$$


THRESHOLD

- High threshold due to:
- Higher code capacity
 - Low weight stabilizer







Classical LDPC code can be local in 2D



→ Requires long distance connections




→ Becomes local since long distance in 1D become short in 2D



Low bit-flip qubits




CAT QUBITS



Distant mesoscopic states of light makes it unlikely for local noise to create a bit-flip



TWO-PHOTON STABILIZATION





Dissipative cat-qubits

LIFETIMES




Bit-flips are suppressed exponentially → $\Gamma_Z \propto e^{-2|\alpha|^2}$


Phase-flips increase linearly → $\Gamma_X = 2|\alpha|^2 \kappa_1$

Typ. $T_Z \approx 10$ s
 $T_X = 1$ μs

BIAS PRESERVING GATES



$$H_{CX}/\hbar = g_{CX}(a_C + a_C^\dagger)a_T^\dagger a_T$$



Make sure that bit-flips remain suppressed and phase-flip error are below error correction threshold


Typ. $p_Z \approx 10^{-4}$
 $p_X = 15\%$

Error rates saturation




BIT-FLIP SATURATION


Unknown origin



GOOGLE'S HYPOTHESIS & SOLUTION



Error saturation from high energy cosmic rays \rightarrow JJ gap engineering ²
 Long term drifts due to spurious TLS \rightarrow prediction ³



1. U. Réglade, A. Bocquet et al. Nature **629**, 778–783 (2024)
2. M. McEwen et al. arXiv:2402.15644 (2024)
3. Google Quantum AI et al. arXiv:2408.13687 (2024)



02

Enabling technology needs





A hardware efficient strategy

100 logical qubits at 10-8

LDPC-cat codes for low-overhead quantum computing in 2D

Diego Ruiz,^{1,2,*} Jérémie Guillaud,¹ Anthony Leverrier,³ Maziyar Mirrahimi,² and Christophe Vuillot⁴

¹*Alice & Bob, 49 Bd du Général Martial Valin, 75015 Paris, France*

²*Laboratoire de Physique de l'École Normale Supérieure, École Normale Supérieure, Centre Automatique et Systèmes, Mines Paris, Université PSL, Sorbonne Université, CNRS, Inria, 75005 Paris*

³*Inria Paris, France*


⁴*Université de Lorraine, CNRS, Inria, LORIA, F-54000 Nancy, France*

(Dated: February 7, 2024)



1700 cat qubits

Close to the largest superconducting qubit chip by IBM



Estimated **200-fold qubit count reduction** compared to standard superconducting qubits with similar physical assumptions.



200 times less hardware should reduce:

- power required
- microwave lines
- qubits to cooldown

TAYLORING ALGORITHMS

- FTQC optimization is vastly different from NISQ.
- Resource estimation is done by assuming logical gates happen one after the other.
 - Dedicated line of work, for compilation and architecture optimization.




Superconducting qubit fabrication bottleneck

IMPLEMENTATION

Uses standard superconducting qubit components:


- planar fabrication techniques
- Sapphire or silicon substrate
- Aluminium Josephson junctions
- ...




LARGE SCALE CHIPS

Requires:

- Multi-layer chips prevents routing issues
- Chiplet strategy¹ prevents chip yield limitation



Multi-layer




Chiplets

1. A. Gold et al. npj Quantum Inf 7, 142 (2021)

Beyond 100 logical qubits: hypotheses




CONTROL ELECTRONICS





Exploring:

- cryogenic control electronics
- SFQ electronics (e.g. SeeQC)

INPUT/OUTPUT



High density / Low thermal conductivity



CRYOSTAT

Larger monolithic cryogenic system

Target no room temperature connexions




Solution by Bluefors

To summarize




1. If there are no bit-flips QEC becomes **more resource efficient**

→ Alice & Bob is working on demonstrating this assumption




2. Cat qubit have similar needs as the other **superconducting platforms**

→ mutualizing the development efforts are possible




THANK YOU FOR YOUR ATTENTION !



Founded in 2020
Raised 30 M€
100+ people (40+ PhD)

Based in Paris 15^e
Open positions (interns,
PhDs, permanents)






03


Maintaining
low bit-flips
during operations



Leveraging a biased-noise qubit




X gate should convert $|0\rangle$ into $|1\rangle$




Passing through a “fragile” state converts a phase-flip into a bit-flip

Noise depolarizing X gate implementation



Bias-preserving X gate implementation



All physical gates should be bias preserving



Preserving bit-flips in the 1D repetition code


ENCODING



- data qubit
- ancilla qubit


Logical states: $|+\rangle_L = |++\dots+\rangle$, $|-\rangle_L = |--\dots-\rangle$
 Logical operators: $Z_L = \bigotimes_i Z_i$ and $X_L = X_i$

STABILIZERS $X_i X_{i+1}$




- CNOT should not create data bit-flips.
- Ancilla bit-flip errors propagate to the data
- Only between the CNOT gates

CNOT PRINCIPLE



$$H_{CX}/\hbar = g_{CX}(a_C + a_C^\dagger)a_T^\dagger a_T$$




Status of our CX development progress




AT START

$$(|\alpha\rangle + |-\alpha\rangle) \otimes (|\alpha\rangle - |-\alpha\rangle)$$




DURING CX

$$|\alpha\rangle \otimes (|\alpha\rangle - |-\alpha\rangle) + |-\alpha\rangle \otimes (|\alpha\rangle - |-\alpha\rangle)$$




AFTER CX

$$(|\alpha\rangle - |-\alpha\rangle) \otimes (|\alpha\rangle - |-\alpha\rangle)$$



AFTER RESTAB.


$$(|\alpha\rangle - |-\alpha\rangle) \otimes (|\alpha\rangle - |-\alpha\rangle)$$




Characterizing the CX gate




Z ERRORS



$p_Z \approx 15\%$



X ERRORS




Limited by leakage when stabilization off

- Reduce Kerr and dephasing
- Engineer conditional target dissipation



Universal logical set from bias-preserving operations



J. Guillaud and M. Mirrahimi Physical Review X 9, 10.1103 (2019)

D. Litinski Quantum 3, 205 (2019)

C. Gidney, A. G. Fowler Quantum 3, 135 (2019)



Origin of Hardware efficiency

1. Classical codes are sufficient

2. High threshold

3. LDPC codes can be local

