

# NVIDIA'S VISION FOR EXASCALE

Cyril Zeller, Director, Developer Technology

# EXASCALE COMPUTING

An industry target of 1 ExaFlops within 20 MW by 2020

- I ExaFlops: a necessity to advance science and technology
- Within 20 MW: to mitigate cost of ownership and power delivery infrastructure
- By 2020: based on extrapolation of historical trend

#### An energy efficiency challenge



Process will only get us so far

2013

2020 Exascale 50 GFlops/W

**25**x

2-5x from process (28 nm to 7 nm)

2 GFlops/W

4 <mark>@</mark> NVIDIA.

#### We must harness energy-efficient architectures

2013 2020 Exascale 50 GFlops/W 5-12x from architecture 25x and circuit 2-5x from process (28 nm to 7 nm) 2 GFlops/W

# GPU = AN ENERGY-EFFICIENT ARCHITECTURE

#### CPU

#### Optimized for latency

(fast processing of single thread) through speculative, out-of-order execution and large caches adding a lot of energy-hungry overheads per instruction

> ~400 pJ/flop Intel Ivy Bridge

#### GPU

#### Optimized for throughput

(fast processing of many threads in parallel) Latency hidden through fine-grain multithreading

Low overhead per instruction

(no need for speculative, out-of-order execution and large caches)

~100 pJ/flop NVIDIA Kepler



# NVIDIA KEEPS IMPROVING ENERGY EFFICIENCY



# WHERE IS THE ENERGY GOING?

Data movement costs more energy than data processing Large disparity of cost between the various memory levels



# STRATEGY FOR ENERGY REDUCTION

Improve physical locality to minimize data movement cost

First step: stacked memory in 2016 (Pascal architecture)

- DRAM integrated into same package as processor
- Much shorter interconnect between DRAM and processor
- Much wider interfaces to memory for increased DRAM bandwidth

Pascal's stacked DRAM vs Kepler's off-package DRAM

- 4x more energy efficient per bit
- 4x higher bandwidth (~1 TB/s on Pascal)
- 3x larger capacity

# RESEARCH AREAS FOR ENERGY REDUCTION

Improve physical locality to minimize data movement cost

Hierarchical register file

To exploit register reuse by caching registers in a small active register file that is closer to the data processing units

#### Malleable memory

Configurable on-chip memory to allow for optimal matching to application needs (register vs cache, hardware-managed vs software-managed cache, shared vs private, configurable sizes)

# RESEARCH AREAS FOR ENERGY REDUCTION

#### Optimize Single-Instruction Multiple-Threads execution model

- SIMT execution model = single instruction fetched, decoded, and scheduled for a group of threads (aka warp)
  - Spatial implementation (Kepler): threads execute in parallel across multiple lanes
    - Caveat: idle lanes when warp diverges (i.e., threads take different execution paths)
  - Temporal implementation: threads execute sequentially within a single lane
    - Benefits: no idle lane when warp diverges, scalarization (i.e., execute instruction only once for threads with same source and destination operands)
    - Caveat: does not amortize cost of fetch/decode/schedule as well

Explore trade-off between spatial and temporal implementations

# **RESEARCH AREAS FOR ENERGY REDUCTION**

#### Use energy-efficient circuit technologies

- Low-voltage on-chip memory
- Low-swing circuits for on-chip signaling
- Ground-referenced signaling for on-package and off-package communication

# EXASCALE NODE

Heterogenous

Still need a few cores optimized for fast serial work

Three building blocks (GPU, CPU, NIC) that can be:

- Multiple sockets
- Or a Multiple Chip Module
- Or one chip



# ALL CPU PLATFORMS SUPPORTED TODAY

#### **NVIDIA GPU**





ARM64



x86



POWER

14 🗼 NVIDIA

# NVLINK IN 2016

Enables CPU↔GPU data transfer at speed of CPU memory



# EXASCALE SYSTEM

#### A resilience challenge

50000+ nodes with petabytes of memory capacity

- More susceptible to intermittent failures due to large number of components
- Compounded by circuits with narrower voltage/timing for power efficiency
- Areas of research for increasing mean time to failure
  - Circuits that are more tolerant to variations in voltage, temperature, etc.
  - More vigilant hardware error detection recovery
  - Application-level fault tolerance (distributed and programmer-guided checkpointing, error containment domains)

# THE FUTURE OF HPC PROGRAMMING

#### Massively parallel

- Structure applications as throughput problems
- Expose all parallelism
- By exascale timeframe: 10<sup>5</sup> threads per GPU, 10<sup>9</sup> threads per system

#### Hierarchical

Manage memory placement across the memory hierarchy to expose locality

#### Heterogoneous

Manage separate memory spaces and concurrent execution of parallel and serial codes

## A programming challenge

Design a development platform that provides:

- Portability: allowing programmers to express all available parallelism and locality independent of targeted hardware
- Control: for maximum performance
- Productivity: simple programming model, libraries, tools

Find new parallel approaches/algorithms and/or refactor codes

E.g., for existing applications that do not expose enough parallelism

# CUDA PROGRAMMING MODEL FOR GPUS Parallel, hierarchical, heterogeneous



# CUDA PROGRAMMING MODEL FOR GPUS Implemented as simple extensions to mainstream languages (C, C++, Fortran, Python, and others)

void sortfile(FILE \*fp, int N) {
 char \*data = (char\*)malloc(N);
 char \*sorted = (char\*)malloc(N);
 fread(data, 1, N, fp);

char \*d\_data, \*d\_sorted; cudaMalloc(&d\_data, N); cudaMalloc(&d\_sorted, N); cudaMemcpy(d\_data, data, N, ...);

parallel\_sort<<< ... >>>(d\_sorted, d\_data, N);

cudaMemcpy(sorted, d\_sorted, N, ...); cudaFree(d\_data); cudaFree(d\_sorted);

use\_data(sorted);
free(data); free(sorted);

# CUDA DEVELOPMENT PLATFORM

# Productive tools and higher-level programming approaches



# **GPU-ACCELERATED LIBRARIES**

#### "Drop-in" acceleration

NVIDIA cuBLAS	NVIDIA cuSPARSE	NVIDIA NPP	NVIDIA cuFFT
MAGMA Matrix Algebra on GPU and Multicore	<b>GPU</b> Accelerated Linear Algebra	<b>GPU VSIPL</b> Vector Signal Image Processing	f(x) f(x)dx x NVIDIA cuRAND
ROGUE WAVE S O F T W A R E IMSL Library	CenterSpace NMath	ArrayFire	C++ Templated Parallel Algorithms

# OPENACC

#### Open standard for GPU compiler directives Simple and portable



# FUTURE IMPROVEMENTS TO DEVELOPMENT PLATFORM

Hardware support for CPU-GPU unified memory space

- Programming model research
- Standardization

# UNIFIED MEMORY

#### Explicit CPU↔GPU memory copies are no longer required Hardware support in Pascal (2016)

void sortfile(FILE \*fp, int N) {
 char \*data = (char\*)malloc(N);
 char \*sorted = (char\*)malloc(N);
 fread(data, 1, N, fp);

char \*d\_data, \*d\_sorted; cudaMalloc(&d\_data, N); cudaMalloc(&d\_sorted, N); cudaMemcpy(d\_data, data, N, ...);

parallel\_sort<<< ... >>>(d\_sorted, d\_data, N);

cudaMemcpy(sorted, d\_sorted, N, ...); cudaFree(d\_data); cudaFree(d\_sorted);

use\_data(sorted);
free(data); free(sorted);

void sortfile(FILE \*fp, int N) {
 char \*data = (char\*)malloc(N);
 char \*sorted = (char\*)malloc(N);
 fread(data, 1, N, fp);



parallel\_sort<<< ... >>>( sorted, data, N); cudaDeviceSynchronize();

use\_data(sorted);
free(data); free(sorted);

# PROGRAMMING MODEL RESEARCH

How should mainstream languages evolve to embrace the trajectory of hardware?

Unified model for heterogeneous parallel machines

- Single notation for all processors
- Language extensions for platform-specific code generation
- CUB: highly tuned low-level collective operations (reduce, scan, sort, etc.)
- Portable collection-oriented framework built on top of CUB
- Framework for automatically changing the layout of data structures

STANDARDIZATION EFFORTS A standard C++ parallel library

std::vector<int> vec = ...

// previous standard sequential loop
std::for\_each(vec.begin(), vec.end(), f);

// explicitly sequential loop
std::for\_each(std::seq, vec.begin(), vec.end(), f);

// permitting parallel execution
std::for\_each(std::par, vec.begin(), vec.end(), f);

Complete set of parallel primitives: for\_each, sort, reduce, scan, etc.

ISO C++ committee voted unanimously to accept as official technical specification working draft

#### A Parallel Algorithms Library | N3724

Jared Hoberock Jaydeep Marathe Michael Garland Olivier Giroux Vinod Grover {jhoberock, jmarathe, mgarland, ogiroux, vgrover}@nvidia.com Artur Laksberg Herb Sutter {arturl, hsutter}@microsoft.com Arch Robison

> Document Number: N3960 Date: 2014-02 Reply to: Jared H NVIDIA ihobero

N3960 2014-02-28 Jared Hoberock NVIDIA Corporation jhoberock@nvidia.com

Working Draft, Technical Specification for C++ Extensions for Parallelism, Revision 1

N3960 Technical Specification Working Draft: <u>http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2014/n3960.pdf</u> Prototype: <u>https://github.com/n3554/n3554</u> 27 @ DVIDIA

# Linux GCC Compiler to Support GPU Accelerators

#### **Open Source**

GCC Efforts by Samsung & Mentor Graphics

#### **Pervasive Impact**

Free to all Linux users

## Mainstream

Most Widely Used HPC Compiler



"

Incorporating OpenACC into GCC is an excellent example of open source and open standards working together to make accelerated computing broadly accessible to all Linux developers. **99** 

Oscar Hernandez Oak Ridge National Laboratories





# SPREAD PARALLEL PROGRAMMING AROUND THE WORLD

Foster research in parallel algorithms



Institutions with CUDA developers

#### 700+ university courses in 62 countries

#### 2,000,000 CUDA downloads

487,000,000 CUDA GPUs shipped







#### **NVIDIA IN EUROPE**

731 staff 580 engaged in engineering R&D (USA: 4,478 total, 3,070 R&D)

12 offices • and 3 HPC labs • (DE, FI, FR, IT, SE, UK, CH)

HPC applications and tools, bioinformatics, scalable visualization, mobile platform, professional graphics

€370 million acquisition and investment Icera, Mental Images, Hybrid



# ......

#### NVIDIA IN EUROPE

#### **EXAMPLE CUSTOMERS**

Automotive: Audi, JLR, PSA

Medical: Siemens, GE Healthcare, Philips

Oil and Gas: ENI, Total, Schlumberger

HPC: CEA, CSCS, Max Planck Society

Finance: Deutsche Bank, UniCredit, BNP





# **ETP 4 HPC**THE EUROPEAN TECHNOLOGY PLATFORM FOR HIGH PERFORMANCE COMPUTING

#### **NVIDIA IN EUROPE**

#### SAMPLE PROJECTS

Square Kilometer Array Telescope

Human Brain Project

Member of ETP 4 HPC









#### **NVIDIA IN EUROPE**

#### CUDA ACADEMIC PROGRAM

4 CUDA Centers of Excellence

University of Cambridge University of Oxford Technical University of Dresden Barcelona Supercomputing Center

45 CUDA Research Centers

42 CUDA Teaching Centers

3 CUDA Fellows

USA: 9 CCoE, 34 CRC, 70 CTC, 6 CUDA Fellows

# NVIDIA IS LEADING THE PATH TO EXASCALE

Leveraging 20 years of R&D in parallel computing and 1\$B/year of investment in core GPU technology

Sustainable business model: HPC is an incremental investment

GPU = the most efficient HPC processor today with a large installed base

Fully engaged to meet the energy efficiency, resilience, and programming challenges of exascale

Building the HPC ecosystem jointly with education, tool, system, and CPU providers

Partnering with developers to accelerate HPC applications

Advancing processor architecture and circuit technologies, programming models, and software development platforms through a robust HPC R&D program