Home > TERATEC FORUM > > Workshop 2
Nevertheless, the route to exascale still requires major brea
kthroughs both on hardware and software solutions : the platform itself will be radically different, the software stack needs major changes due to extreme parallelism and the synchronization between the two, at the heart of co-design, will be of upmost importance to meet the power, reliability, performance and operational challenges. This session, with high level scientific content, will cover different aspects of HPC application and extreme parallelism challenges: four European researchers will share the state of art of innovation in numerical models to minimize communication, to increase arithmetic intensity or to allow for optimal usage of global data. Hybrid programming models and the latest research on data transfer will also be part of the agenda.
|
|||||||||||||||||||||
© Ter@tec - All rights reserved - Lawful mention |